Abstract-Bang-bang phase-locked loops (BBPLLs) are inherently nonlinear systems due to the binary phase detector (BPD). While they are typically used for clock and data recovery, the ongoing trend toward digital loop implementations has resulted in several digital BBPLLs (DBBPLLs) suitable for frequency synthesis. This brief investigates the effect of nonaccumulative reference clock jitter (due to white phase noise) in second-order DBBPLLs, comparing the output jitter with that of first-order DBBPLLs. For small clock jitter, the nonlinear loop behavior is modeled as a 2-D Markov chain, and the output jitter is smaller than but close to that of a first-order loop. For large clock jitter, the BPD nonlinearity is linearized, and the output jitter is larger than that of a first-order loop; it is proportional to the clock jitter and inversely proportional to the square root of the stability factor-the ratio of the proportional-path gain to the integral-path gain of the digital loop filter.
I. INTRODUCTION

B
ANG-BANG phase-locked loops (BBPLLs) are a class of PLLs using a binary phase detector (BPD) and are widely used for clock and data recovery (CDR) [1] . While they are usually implemented based on the charge-pump architecture [2] - [4] , the continuing trend to replace analog functions by digital blocks has resulted in digital BBPLL (DBBPLL) implementations suitable for high-bandwidth frequency synthesis [5] - [9] . A block diagram of a second-order DBBPLL is shown in Fig. 1 [10] . The binary output of the BPD is directly fed into the digital loop filter (DLF), whose output tunes the frequency of a digitally controlled oscillator (DCO)-the only analog block [5] . Advantages of this digital approach include compact circuit realization and easy programmability of loop dynamics.
Despite these recent DBBPLL implementations, an understanding of the loop's output-jitter performance remains incom- O. Feely is with the Department of Electrical, Electronic, and Mechanical Engineering, University College Dublin, Dublin, Ireland (e-mail: orla.feely@ucd.ie).
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Digital Object Identifier 10.1109/TCSII.2011.2149650 plete. The analysis is complicated by the BPD nonlinearity, which generates limit cycles in the noise-free case [10] . In practice, phase noise on the clock sources causes random jitter on the clock edges [11] . The effect of jitter can be accurately analyzed using Markov models [12] , but their applicability has been limited to first-order loops to date [13] - [16] . It is more common to linearize the BPD nonlinearity and apply linear transfer functions in the analysis [13] , [17] - [20] . The loop linearization for the case of nonaccumulative reference clock jitter (due to white phase noise) has been developed in [13] and applied to the analysis of a second-order loop in [18] . When the reference clock jitter is small, however, the loop behaves nonlinearly, making the linear analysis inapplicable for applications where a clean reference is used [7] . Furthermore, little is known about the output-jitter performance when the reference clock is the dominant jitter source, as typically occurs in CDR applications [1] . This brief investigates the effect of nonaccumulative reference clock jitter (referred to as the input jitter throughout) on the output jitter in second-order DBBPLLs. For small input jitter, the nonlinear behavior is modeled as a 2-D Markov chain (MC), the stationary distribution of which is obtained in closed form. In this regime, a first-order loop gives an upper bound for the output jitter of a second-order loop; for a typical loop design, however, both loops have approximately the same output jitter. For large input jitter, the linear behavior is analyzed using linear transfer functions [18] , showing that the output jitter is determined by the stability factor-the ratio of the proportionalpath gain to the integral-path gain of the DLF. In this regime, a first-order loop gives a lower bound for the output jitter of a second-order loop; the latter is proportional to input jitter and inversely proportional to the square root of the stability factor-a dependence empirically obtained in [1] .
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II. SECOND-ORDER DBBPLL AND LINEAR ANALYSIS
This section describes the output-jitter model of a secondorder DBBPLL when the reference clock is subject to nonaccumulative jitter and briefly reviews the linear analysis of [13] and [18] . As shown in Fig. 1 , the BPD output and the DLF are updated every divided clock cycle; thus, it suffices to describe the loop behavior at discrete time instants n = 0, 1, 2, . . .. Denoting the time instant of the nth rising reference-and divided-clock edges by t r,n and t d,n , respectively, and the timing jitter seen at the BPD input by Δt n , the loop is modeled by the following set of equations [10, eq. (1)]:
where T v,n is the nth DCO clock period and ψ n is the nth integrator state in the DLF. 1 The BPD is modeled as the signum function, defined as sgn x = 1 for x ≥ 0 and sgn x = −1 for x < 0. The DCO is considered as a linear block, with freerunning clock period T v0 and period gain constant K T .
To investigate the effect of the input jitter on the output jitter, we assume ideal PLL blocks [13] . The jitter at the input (the reference clock) is modeled by setting t r,n = nT r0 + t j,n , where T r0 denotes the nominal reference clock period and the random variable t j,n accounts for random timing errors added to the nth ideal clock edge [11] . Throughout the brief, we make the following assumptions:
A1) The gain coefficients of the DLF are integer powers of 2, satisfying K P > K I . A2) The input jitter sequence {t j,n } is a sequence of independent identically distributed Gaussian random variables with zero mean, variance σ 2 , and distribution function F . Assumption A1 is typically made in a practical loop design, where it is common to choose K P K I [2] - [4] . Moreover, since the loop filter is implemented in the digital domain, the gain coefficients K P and K I are integer powers of 2 [5] , [6] , [8] . Assumption A2 corresponds to nonaccumulative jitter because consecutive random timing errors do not influence each other; the Gaussian distribution accounts for the random timing errors being caused by thermal electronic noise [11] .
The quantity of interest in our analysis is the absolute output jitter, i.e., the absolute jitter of the DCO clock, defined as j out,n = t v,n − nT v0 [21] , where t v,n is the nth rising DCO clock edge. To relate the output jitter to the input jitter, let us instead consider j d,n = t d,n − nT r0 , i.e., the absolute jitter of the divided clock. Assuming that the loop is in lock (T r0 = NT v0 ), we can use (3) and (4) to derive the recursion
1 Different from [10] , the integrator in Fig. 1 contains the delay in the forward path, which is typical for a practical implementation [5] , [19] . Together with j out,n = j d,n /N , the stochastic recursion (5) models the output jitter of a second-order DBBPLL. In the next section, an exact analysis of (5) will be given using MC theory. Previous works along this line are [13] and [14] , which analyzed an MC model of a first-order loop.
The more common approach is to linearize (5) and apply transfer functions in the analysis [18] . The BPD nonlinearity is linearized by replacing it with an equivalent BPD gain K bpd and an additive input-referred BPD jitter source t bpd that models the jitter introduced by the binary phase-error quantization [13] . Fig. 2 shows the linearized jitter model corresponding to the DBBPLL architecture in Fig. 1 [18] . The equivalent input jitter is the sum of the input jitter t j and the BPD jitter t bpd . A linear analysis presupposes that superposition can be applied, i.e., that t j and t bpd are uncorrelated. Based on simulation results, it was concluded in [18] that the two sources are almost completely uncorrelated if σ is larger than the threshold value 0.5NK T K P . Furthermore, it was stated that, below this threshold value, the dynamics are mainly nonlinear, and the output jitter of the DBBPLL has to be determined by investigating the nonlinear map, maybe with the help of MCs [18] . The goal of the next section is to provide such an analysis.
III. TWO-DIMENSIONAL MC MODEL
In this section, we define a 2-D MC that describes the statistical time behavior of the output jitter and derive the stationary distribution for small input jitter. To this end, it is convenient to normalize (5). On defining v n = −ψ n and the normalized variables
Ratio r = K P /K I , called the stability factor, 2 is an important parameter in the loop design [1] , as it determines performance metrics such as the output jitter, the loop stability, and the locking time. Note that assumption A1 implies that the stability factor is an integer satisfying r > 1.
Due to assumption A2, sequence {(u n , v n )}, where n ≥ 0, generated by (6) defines a homogeneous first-order 2-D MC, the state space being the integer lattice S = Z × Z. Let P(A|B) denote the conditional probability of A given B [12] , and define the one-step transition probabilities p ij,kl = P(u n+1 = k, v n+1 = l|u n = i, v n = j) for any two pairs (i, j), (k, l) ∈ S, i.e., p ij,kl is the probability that the MC will move from state (i, j) to state (k, l) in one step. From (6) , it is shown that the transition probabilities are given by
where F (−i) = 1 − F (i) due to assumption A2. Supposing the stationary case, the MC is described by q(i, j) = P(u n = i, v n = j), where (i, j) ∈ S, i.e., the stationary joint distribution of the state variables (u n , v n ). Then, q(i, j) satisfies the following balance equation [12] :
Combining (7) and (8), the stationary joint distribution is a solution to the partial difference equation
subject to the normalization condition (i,j)∈S q(i, j) = 1. Based on assumption A2, it is shown that the joint distribution satisfies the reflection-symmetry relation
The solution to (9) completely describes the output jitter and may be numerically obtained. However, for the small-jitter regime where the linear analysis in [18] cannot be applied, we show next how to obtain a closed-form solution.
A. Stationary Distribution for the Small-σ Regime
For sufficiently small input jitter σ, the integrator state v n will change only between the values of −1, 0, and 1, and we may therefore define an MC on the restricted state space S = Z × {−1, 0, 1} with the one-step transition probabilities
where i ∈ Z. Fig. 3 plots the state transition diagram of this restricted 2-D MC for r = 2. Arrows leaving state (i, j) indicate the possible transitions; the weight of each arrow is the transition probability in (11) . For example, if the MC is in state (1, 0), it will move to state (−1, −1) with probability F (1) and to state (3, 1) with probability F (−1). If the MC is in a state with j = 1 or − 1, it will always move to a state with j = 0 so that the corresponding arrows have a weight of 1.
Let us now derive the stationary distribution p(i)=P(u n = i), where i ∈ Z, associated with the restricted MC in Fig. 3 . Substituting (11) into (8) yields the following set of equations: for i ∈ Z. These equations can be combined into the secondorder difference equation
the solution of which is
where q(i, 0) = q(−i, 0) follows from (10). For q(i, j) to be a joint distribution, the arbitrary constant q(0, 0) must be chosen such that q(i, j) satisfies the normalization condition from before. Clearly, on inserting (12), (14), and (16) into the normalization condition, the constant is found to be
Having obtained the stationary joint distribution, the stationary distribution p(i) is found by marginalization: p(i) = 1 j=−1 q(i, j). The substitution of (12) and (14) gives
Due to (10), the distribution is symmetric, i.e., p(i) = p(−i), and thus, we may take i ≥ 0. Setting q(i − r, 0) = q(|i − r|, 0) in (18) and substituting (16) finally give
for i ≥ 0, where q(0, 0) is given in (17) . Equation (19) is the stationary distribution of the output jitter in the small-σ regime; similar expressions for a first-order loop and a first-order loop with delay appeared in [13] and [14] , respectively. To compare (19) with Monte Carlo simulations, let us consider a practical example of a second-order DBBPLL with parameters as in [18 analysis in [18] , the power spectral density (PSD) of the reference clock's white phase noise floor is taken to be S φ r ∈ {−170, −160, −155, −150} dBc/Hz. Because
, the corresponding nonaccumulative jitter is σ ∈ {53, 166, 296, 526} fs, which is below the threshold 0.5NK T K P = 544 fs. For the simulation, we generated a realization of the stochastic recursion (5) of length 10 6 and estimated the stationary output-jitter distribution using a histogram. The result is depicted in Fig. 4 , showing good agreement with the analytical predictions from (19) . The discrepancy between the predictions and the simulation results as σ increases is due to the reduced MC model becoming inaccurate, as v n changes between more than the values of −1, 0, and 1. Note that the bang-bang phase updates cause the probability mass to be concentrated not only around zero but also around ±r.
IV. OUTPUT-JITTER PERFORMANCE
In this section, by investigating the small-and large-jitter regimes separately, we derive an approximate formula for the total output jitter of a second-order loop, σ out,so .
A. Small-σ Regime
The MC analyzed in the previous section describes the nonlinear loop behavior in the small-σ regime. An expression for the output jitter in this regime can be obtained from the stationary distribution p(i) = P(u n = i) plotted in Fig. 4 . Inspection of the figure shows that, for small input jitter (circle markers), the stationary probability of states ±1, ±(r − 1), and ±r is 0.125, whereas the probability of state 0 is 0.25. By the definition of the variance, we have σ 
where σ out,fo = K T K P / √ 2 is the small-σ asymptote for a first-order loop [14, Fig. 7 ]. Since K P > K I by assumption A1, it follows from (20) that a second-order loop has a lower output jitter for small σ than a first-order loop. Moreover, since typically K P K I , the second term in (20) can be neglected, and σ out,so ≈ σ out,fo to a good approximation.
B. Large-σ Regime
Based on the linearized loop analysis in [13] , we now derive a formula for the output jitter in the large-σ regime, extending the formula for a first-order loop [1] , [18] . For the linearized jitter model in Fig. 2 , the transfer function from input to output is given by
where
Gain K bpd and jitter t bpd of the linearized BPD depend on the steady-state timing-jitter probability density function p Δt [18] . Simulation results show that, under assumption A1, p Δt of a second-order loop is largely determined by the proportional path or, equivalently, by a first-order loop. Thus, K bpd and t bpd can be replaced by the expressions obtained for a firstorder loop in [13] and [18] , respectively. In particular, the PSD of the equivalent input jitter t j + t bpd is given by
Since the loop is linearized, the PSD of the output jitter
. The output-jitter variance follows from the following integration:
where f (z) = H(z)H(z −1 )z −1 is integrated over the unit circle |z| = 1 in the complex plane. By the residue theorem [22] , it is shown that
To simplify (23), we note that coefficients K 1 and K 2 depend on the BPD gain, which, according to the analysis in [13] , is given by K bpd = 2p Δt (0). As previously argued, we can replace K bpd by expression 2/(2πσ) that is valid for a first-order loop for large σ [13] . Inserting this expression into (23) and the result into (22) and assuming σ > NK T (2K P − K I )/(2 √ 2π) yield the following formula: 
where σ out,fo = 5/(4
is the large-σ asymptote for a first-order loop [18, eq. (17) ]. Since the second term in (24) is larger than the third term, we see that a secondorder loop has a higher output jitter for large σ than a firstorder loop. Furthermore, the dominance of the second term as σ grows yields the large-σ asymptote for a second-order loop: Fig. 5 . Output jitter σout,so versus σ for varying stability factor r. Parameters:
Interestingly, the output jitter is proportional to the input jitter and inversely proportional to the square root of the stability factor; this dependence was empirically obtained in [1, Fig. 21 , Region II].
C. Prediction of Total Output Jitter
Having obtained expressions for the small-and large-jitter regimes, the total output jitter σ out,so can be approximately predicted by the simple addition of expressions (20) and (24). Fig. 5 plots σ out,so as a function of σ, the parameter being the stability factor r = K P /K I (see also [1, Fig. 21] ). For fixed K P = 1, the stability factor is increased by decreasing the integral-path gain K I . The good agreement between theory and simulation results [obtained from the Monte Carlo simulation of (5)] for the whole σ range validates our analysis. The figure illustrates that, for small (large) input jitter, the output jitter of a first-order loop is an upper (lower) bound for the output jitter of a second-order loop. In the small-σ regime, however, the negligible dependence on r for fixed K P implies that second-and first-order (dash-dotted line) loops practically have the same performance. In the large-σ regime, by contrast, the dependence on r is significant, and a second-order loop performs worse than a first-order loop.
V. CONCLUSION
This brief has shown how a combined MC and linear analysis provides a more thorough understanding of the output-jitter performance of second-order DBBPLLs. For small input jitter, the nonlinear loop behavior can be modeled as a first-order 2-D MC, the stationary distribution of which has been given in (19) . In this regime, the output jitter of a second-order loop is smaller than but close to that of a first-order loop. For large input jitter, the output jitter of a second-order loop is higher than that of a first-order loop and is inversely proportional to the square root of the stability factor. The simple addition of the smalljitter formula (20) and the large-jitter formula (24) gives a good prediction of the total output jitter.
